




1 / 2



**FIG.\_1**

104

Addr	Register Contents	
16	Location Register	<u>120</u>
17	Control Register	<u>118</u>
18	16 Bit Register	
19	16 Bit Register	
20	16 Bit Register	
21	16 Bit Register	
22	16 Bit Register	
23	16 Bit Register	
24	Block Register 0	
25	Block Register 1	
26	Block Register 2	
27	Block Register 3	
28	Block Register 4	
29	Block Register 5	
30	Block Register 6	
31	Block Register 7	

110

112

**FIG.\_2**